module top (output reg [3:0] out, input clk, input [3:0] a, input [3:0] b, input [3:0] c); always @(posedge clk) begin out <= (a * b) + c + (10 + 12); end endmodule