A set a scripts to take a design in Verilog and convert it to a factorio blueprint.
您最多选择25个主题 主题必须以字母或数字开头,可以包含连字符 (-),并且长度不得超过35个字符
 
 

6 行
169 B

  1. module top (output reg [3:0] out, input clk, input [3:0] a, input [3:0] b, input [3:0] c);
  2. always @(posedge clk) begin
  3. out <= (a * b) + c + (10 + 12);
  4. end
  5. endmodule