Implement a secure ICS protocol targeting LoRa Node151 microcontroller for controlling irrigation.
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 
 
 
 

360 lines
15 KiB

  1. ;/******************** (C) COPYRIGHT 2017 STMicroelectronics ********************
  2. ;* File Name : startup_stm32l152xc.s
  3. ;* Author : MCD Application Team
  4. ;* Version : 21-April-2017
  5. ;* Date : V2.2.1
  6. ;* Description : STM32L152XC Devices vector for MDK-ARM toolchain.
  7. ;* This module performs:
  8. ;* - Set the initial SP
  9. ;* - Set the initial PC == Reset_Handler
  10. ;* - Set the vector table entries with the exceptions ISR
  11. ;* address.
  12. ;* - Configure the system clock
  13. ;* - Branches to __main in the C library (which eventually
  14. ;* calls main()).
  15. ;* After Reset the Cortex-M3 processor is in Thread mode,
  16. ;* priority is Privileged, and the Stack is set to Main.
  17. ;********************************************************************************
  18. ;*
  19. ;* COPYRIGHT(c) 2017 STMicroelectronics
  20. ;*
  21. ;* Redistribution and use in source and binary forms, with or without modification,
  22. ;* are permitted provided that the following conditions are met:
  23. ;* 1. Redistributions of source code must retain the above copyright notice,
  24. ;* this list of conditions and the following disclaimer.
  25. ;* 2. Redistributions in binary form must reproduce the above copyright notice,
  26. ;* this list of conditions and the following disclaimer in the documentation
  27. ;* and/or other materials provided with the distribution.
  28. ;* 3. Neither the name of STMicroelectronics nor the names of its contributors
  29. ;* may be used to endorse or promote products derived from this software
  30. ;* without specific prior written permission.
  31. ;*
  32. ;* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  33. ;* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  34. ;* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  35. ;* DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  36. ;* FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  37. ;* DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  38. ;* SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  39. ;* CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  40. ;* OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  41. ;* OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  42. ;
  43. ;*******************************************************************************
  44. ; Amount of memory (in bytes) allocated for Stack
  45. ; Tailor this value to your application needs
  46. ; <h> Stack Configuration
  47. ; <o> Stack Size (in Bytes) <0x0-0xFFFFFFFF:8>
  48. ; </h>
  49. Stack_Size EQU 0x00000400
  50. AREA STACK, NOINIT, READWRITE, ALIGN=3
  51. Stack_Mem SPACE Stack_Size
  52. __initial_sp
  53. ; <h> Heap Configuration
  54. ; <o> Heap Size (in Bytes) <0x0-0xFFFFFFFF:8>
  55. ; </h>
  56. Heap_Size EQU 0x00000200
  57. AREA HEAP, NOINIT, READWRITE, ALIGN=3
  58. __heap_base
  59. Heap_Mem SPACE Heap_Size
  60. __heap_limit
  61. PRESERVE8
  62. THUMB
  63. ; Vector Table Mapped to Address 0 at Reset
  64. AREA RESET, DATA, READONLY
  65. EXPORT __Vectors
  66. EXPORT __Vectors_End
  67. EXPORT __Vectors_Size
  68. __Vectors DCD __initial_sp ; Top of Stack
  69. DCD Reset_Handler ; Reset Handler
  70. DCD NMI_Handler ; NMI Handler
  71. DCD HardFault_Handler ; Hard Fault Handler
  72. DCD MemManage_Handler ; MPU Fault Handler
  73. DCD BusFault_Handler ; Bus Fault Handler
  74. DCD UsageFault_Handler ; Usage Fault Handler
  75. DCD 0 ; Reserved
  76. DCD 0 ; Reserved
  77. DCD 0 ; Reserved
  78. DCD 0 ; Reserved
  79. DCD SVC_Handler ; SVCall Handler
  80. DCD DebugMon_Handler ; Debug Monitor Handler
  81. DCD 0 ; Reserved
  82. DCD PendSV_Handler ; PendSV Handler
  83. DCD SysTick_Handler ; SysTick Handler
  84. ; External Interrupts
  85. DCD WWDG_IRQHandler ; Window Watchdog
  86. DCD PVD_IRQHandler ; PVD through EXTI Line detect
  87. DCD TAMPER_STAMP_IRQHandler ; Tamper and Time Stamp
  88. DCD RTC_WKUP_IRQHandler ; RTC Wakeup
  89. DCD FLASH_IRQHandler ; FLASH
  90. DCD RCC_IRQHandler ; RCC
  91. DCD EXTI0_IRQHandler ; EXTI Line 0
  92. DCD EXTI1_IRQHandler ; EXTI Line 1
  93. DCD EXTI2_IRQHandler ; EXTI Line 2
  94. DCD EXTI3_IRQHandler ; EXTI Line 3
  95. DCD EXTI4_IRQHandler ; EXTI Line 4
  96. DCD DMA1_Channel1_IRQHandler ; DMA1 Channel 1
  97. DCD DMA1_Channel2_IRQHandler ; DMA1 Channel 2
  98. DCD DMA1_Channel3_IRQHandler ; DMA1 Channel 3
  99. DCD DMA1_Channel4_IRQHandler ; DMA1 Channel 4
  100. DCD DMA1_Channel5_IRQHandler ; DMA1 Channel 5
  101. DCD DMA1_Channel6_IRQHandler ; DMA1 Channel 6
  102. DCD DMA1_Channel7_IRQHandler ; DMA1 Channel 7
  103. DCD ADC1_IRQHandler ; ADC1
  104. DCD USB_HP_IRQHandler ; USB High Priority
  105. DCD USB_LP_IRQHandler ; USB Low Priority
  106. DCD DAC_IRQHandler ; DAC
  107. DCD COMP_IRQHandler ; COMP through EXTI Line
  108. DCD EXTI9_5_IRQHandler ; EXTI Line 9..5
  109. DCD LCD_IRQHandler ; LCD
  110. DCD TIM9_IRQHandler ; TIM9
  111. DCD TIM10_IRQHandler ; TIM10
  112. DCD TIM11_IRQHandler ; TIM11
  113. DCD TIM2_IRQHandler ; TIM2
  114. DCD TIM3_IRQHandler ; TIM3
  115. DCD TIM4_IRQHandler ; TIM4
  116. DCD I2C1_EV_IRQHandler ; I2C1 Event
  117. DCD I2C1_ER_IRQHandler ; I2C1 Error
  118. DCD I2C2_EV_IRQHandler ; I2C2 Event
  119. DCD I2C2_ER_IRQHandler ; I2C2 Error
  120. DCD SPI1_IRQHandler ; SPI1
  121. DCD SPI2_IRQHandler ; SPI2
  122. DCD USART1_IRQHandler ; USART1
  123. DCD USART2_IRQHandler ; USART2
  124. DCD USART3_IRQHandler ; USART3
  125. DCD EXTI15_10_IRQHandler ; EXTI Line 15..10
  126. DCD RTC_Alarm_IRQHandler ; RTC Alarm through EXTI Line
  127. DCD USB_FS_WKUP_IRQHandler ; USB FS Wakeup from suspend
  128. DCD TIM6_IRQHandler ; TIM6
  129. DCD TIM7_IRQHandler ; TIM7
  130. DCD 0 ; Reserved
  131. DCD TIM5_IRQHandler ; TIM5
  132. DCD SPI3_IRQHandler ; SPI3
  133. DCD 0 ; Reserved
  134. DCD 0 ; Reserved
  135. DCD DMA2_Channel1_IRQHandler ; DMA2 Channel 1
  136. DCD DMA2_Channel2_IRQHandler ; DMA2 Channel 2
  137. DCD DMA2_Channel3_IRQHandler ; DMA2 Channel 3
  138. DCD DMA2_Channel4_IRQHandler ; DMA2 Channel 4
  139. DCD DMA2_Channel5_IRQHandler ; DMA2 Channel 5
  140. DCD 0 ; Reserved
  141. DCD COMP_ACQ_IRQHandler ; Comparator Channel Acquisition
  142. __Vectors_End
  143. __Vectors_Size EQU __Vectors_End - __Vectors
  144. AREA |.text|, CODE, READONLY
  145. ; Reset handler routine
  146. Reset_Handler PROC
  147. EXPORT Reset_Handler [WEAK]
  148. IMPORT __main
  149. IMPORT SystemInit
  150. LDR R0, =SystemInit
  151. BLX R0
  152. LDR R0, =__main
  153. BX R0
  154. ENDP
  155. ; Dummy Exception Handlers (infinite loops which can be modified)
  156. NMI_Handler PROC
  157. EXPORT NMI_Handler [WEAK]
  158. B .
  159. ENDP
  160. HardFault_Handler\
  161. PROC
  162. EXPORT HardFault_Handler [WEAK]
  163. B .
  164. ENDP
  165. MemManage_Handler\
  166. PROC
  167. EXPORT MemManage_Handler [WEAK]
  168. B .
  169. ENDP
  170. BusFault_Handler\
  171. PROC
  172. EXPORT BusFault_Handler [WEAK]
  173. B .
  174. ENDP
  175. UsageFault_Handler\
  176. PROC
  177. EXPORT UsageFault_Handler [WEAK]
  178. B .
  179. ENDP
  180. SVC_Handler PROC
  181. EXPORT SVC_Handler [WEAK]
  182. B .
  183. ENDP
  184. DebugMon_Handler\
  185. PROC
  186. EXPORT DebugMon_Handler [WEAK]
  187. B .
  188. ENDP
  189. PendSV_Handler PROC
  190. EXPORT PendSV_Handler [WEAK]
  191. B .
  192. ENDP
  193. SysTick_Handler PROC
  194. EXPORT SysTick_Handler [WEAK]
  195. B .
  196. ENDP
  197. Default_Handler PROC
  198. EXPORT WWDG_IRQHandler [WEAK]
  199. EXPORT PVD_IRQHandler [WEAK]
  200. EXPORT TAMPER_STAMP_IRQHandler [WEAK]
  201. EXPORT RTC_WKUP_IRQHandler [WEAK]
  202. EXPORT FLASH_IRQHandler [WEAK]
  203. EXPORT RCC_IRQHandler [WEAK]
  204. EXPORT EXTI0_IRQHandler [WEAK]
  205. EXPORT EXTI1_IRQHandler [WEAK]
  206. EXPORT EXTI2_IRQHandler [WEAK]
  207. EXPORT EXTI3_IRQHandler [WEAK]
  208. EXPORT EXTI4_IRQHandler [WEAK]
  209. EXPORT DMA1_Channel1_IRQHandler [WEAK]
  210. EXPORT DMA1_Channel2_IRQHandler [WEAK]
  211. EXPORT DMA1_Channel3_IRQHandler [WEAK]
  212. EXPORT DMA1_Channel4_IRQHandler [WEAK]
  213. EXPORT DMA1_Channel5_IRQHandler [WEAK]
  214. EXPORT DMA1_Channel6_IRQHandler [WEAK]
  215. EXPORT DMA1_Channel7_IRQHandler [WEAK]
  216. EXPORT ADC1_IRQHandler [WEAK]
  217. EXPORT USB_HP_IRQHandler [WEAK]
  218. EXPORT USB_LP_IRQHandler [WEAK]
  219. EXPORT DAC_IRQHandler [WEAK]
  220. EXPORT COMP_IRQHandler [WEAK]
  221. EXPORT EXTI9_5_IRQHandler [WEAK]
  222. EXPORT TIM9_IRQHandler [WEAK]
  223. EXPORT TIM10_IRQHandler [WEAK]
  224. EXPORT TIM11_IRQHandler [WEAK]
  225. EXPORT TIM2_IRQHandler [WEAK]
  226. EXPORT TIM3_IRQHandler [WEAK]
  227. EXPORT TIM4_IRQHandler [WEAK]
  228. EXPORT I2C1_EV_IRQHandler [WEAK]
  229. EXPORT I2C1_ER_IRQHandler [WEAK]
  230. EXPORT I2C2_EV_IRQHandler [WEAK]
  231. EXPORT I2C2_ER_IRQHandler [WEAK]
  232. EXPORT SPI1_IRQHandler [WEAK]
  233. EXPORT SPI2_IRQHandler [WEAK]
  234. EXPORT USART1_IRQHandler [WEAK]
  235. EXPORT USART2_IRQHandler [WEAK]
  236. EXPORT USART3_IRQHandler [WEAK]
  237. EXPORT EXTI15_10_IRQHandler [WEAK]
  238. EXPORT RTC_Alarm_IRQHandler [WEAK]
  239. EXPORT USB_FS_WKUP_IRQHandler [WEAK]
  240. EXPORT TIM6_IRQHandler [WEAK]
  241. EXPORT TIM7_IRQHandler [WEAK]
  242. EXPORT TIM5_IRQHandler [WEAK]
  243. EXPORT SPI3_IRQHandler [WEAK]
  244. EXPORT DMA2_Channel1_IRQHandler [WEAK]
  245. EXPORT DMA2_Channel2_IRQHandler [WEAK]
  246. EXPORT DMA2_Channel3_IRQHandler [WEAK]
  247. EXPORT DMA2_Channel4_IRQHandler [WEAK]
  248. EXPORT DMA2_Channel5_IRQHandler [WEAK]
  249. EXPORT COMP_ACQ_IRQHandler [WEAK]
  250. WWDG_IRQHandler
  251. PVD_IRQHandler
  252. TAMPER_STAMP_IRQHandler
  253. RTC_WKUP_IRQHandler
  254. FLASH_IRQHandler
  255. RCC_IRQHandler
  256. EXTI0_IRQHandler
  257. EXTI1_IRQHandler
  258. EXTI2_IRQHandler
  259. EXTI3_IRQHandler
  260. EXTI4_IRQHandler
  261. DMA1_Channel1_IRQHandler
  262. DMA1_Channel2_IRQHandler
  263. DMA1_Channel3_IRQHandler
  264. DMA1_Channel4_IRQHandler
  265. DMA1_Channel5_IRQHandler
  266. DMA1_Channel6_IRQHandler
  267. DMA1_Channel7_IRQHandler
  268. ADC1_IRQHandler
  269. USB_HP_IRQHandler
  270. USB_LP_IRQHandler
  271. DAC_IRQHandler
  272. COMP_IRQHandler
  273. EXTI9_5_IRQHandler
  274. LCD_IRQHandler
  275. TIM9_IRQHandler
  276. TIM10_IRQHandler
  277. TIM11_IRQHandler
  278. TIM2_IRQHandler
  279. TIM3_IRQHandler
  280. TIM4_IRQHandler
  281. I2C1_EV_IRQHandler
  282. I2C1_ER_IRQHandler
  283. I2C2_EV_IRQHandler
  284. I2C2_ER_IRQHandler
  285. SPI1_IRQHandler
  286. SPI2_IRQHandler
  287. USART1_IRQHandler
  288. USART2_IRQHandler
  289. USART3_IRQHandler
  290. EXTI15_10_IRQHandler
  291. RTC_Alarm_IRQHandler
  292. USB_FS_WKUP_IRQHandler
  293. TIM6_IRQHandler
  294. TIM7_IRQHandler
  295. TIM5_IRQHandler
  296. SPI3_IRQHandler
  297. DMA2_Channel1_IRQHandler
  298. DMA2_Channel2_IRQHandler
  299. DMA2_Channel3_IRQHandler
  300. DMA2_Channel4_IRQHandler
  301. DMA2_Channel5_IRQHandler
  302. COMP_ACQ_IRQHandler
  303. B .
  304. ENDP
  305. ALIGN
  306. ;*******************************************************************************
  307. ; User Stack and Heap initialization
  308. ;*******************************************************************************
  309. IF :DEF:__MICROLIB
  310. EXPORT __initial_sp
  311. EXPORT __heap_base
  312. EXPORT __heap_limit
  313. ELSE
  314. IMPORT __use_two_region_memory
  315. EXPORT __user_initial_stackheap
  316. __user_initial_stackheap
  317. LDR R0, = Heap_Mem
  318. LDR R1, =(Stack_Mem + Stack_Size)
  319. LDR R2, = (Heap_Mem + Heap_Size)
  320. LDR R3, = Stack_Mem
  321. BX LR
  322. ALIGN
  323. ENDIF
  324. END
  325. ;************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE*****