You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
 
 
 

788 lines
36 KiB

  1. /**
  2. ******************************************************************************
  3. * @file stm32f4xx_hal_can.h
  4. * @author MCD Application Team
  5. * @version V1.7.1
  6. * @date 14-April-2017
  7. * @brief Header file of CAN HAL module.
  8. ******************************************************************************
  9. * @attention
  10. *
  11. * <h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
  12. *
  13. * Redistribution and use in source and binary forms, with or without modification,
  14. * are permitted provided that the following conditions are met:
  15. * 1. Redistributions of source code must retain the above copyright notice,
  16. * this list of conditions and the following disclaimer.
  17. * 2. Redistributions in binary form must reproduce the above copyright notice,
  18. * this list of conditions and the following disclaimer in the documentation
  19. * and/or other materials provided with the distribution.
  20. * 3. Neither the name of STMicroelectronics nor the names of its contributors
  21. * may be used to endorse or promote products derived from this software
  22. * without specific prior written permission.
  23. *
  24. * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25. * AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26. * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
  27. * DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE
  28. * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL
  29. * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR
  30. * SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER
  31. * CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
  32. * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
  33. * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
  34. *
  35. ******************************************************************************
  36. */
  37. /* Define to prevent recursive inclusion -------------------------------------*/
  38. #ifndef __STM32F4xx_HAL_CAN_H
  39. #define __STM32F4xx_HAL_CAN_H
  40. #ifdef __cplusplus
  41. extern "C" {
  42. #endif
  43. #if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx) ||\
  44. defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) ||\
  45. defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||\
  46. defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||\
  47. defined(STM32F423xx)
  48. /* Includes ------------------------------------------------------------------*/
  49. #include "stm32f4xx_hal_def.h"
  50. /** @addtogroup STM32F4xx_HAL_Driver
  51. * @{
  52. */
  53. /** @addtogroup CAN
  54. * @{
  55. */
  56. /* Exported types ------------------------------------------------------------*/
  57. /** @defgroup CAN_Exported_Types CAN Exported Types
  58. * @{
  59. */
  60. /**
  61. * @brief HAL State structures definition
  62. */
  63. typedef enum
  64. {
  65. HAL_CAN_STATE_RESET = 0x00U, /*!< CAN not yet initialized or disabled */
  66. HAL_CAN_STATE_READY = 0x01U, /*!< CAN initialized and ready for use */
  67. HAL_CAN_STATE_BUSY = 0x02U, /*!< CAN process is ongoing */
  68. HAL_CAN_STATE_BUSY_TX = 0x12U, /*!< CAN process is ongoing */
  69. HAL_CAN_STATE_BUSY_RX0 = 0x22U, /*!< CAN process is ongoing */
  70. HAL_CAN_STATE_BUSY_RX1 = 0x32U, /*!< CAN process is ongoing */
  71. HAL_CAN_STATE_BUSY_TX_RX0 = 0x42U, /*!< CAN process is ongoing */
  72. HAL_CAN_STATE_BUSY_TX_RX1 = 0x52U, /*!< CAN process is ongoing */
  73. HAL_CAN_STATE_BUSY_RX0_RX1 = 0x62U, /*!< CAN process is ongoing */
  74. HAL_CAN_STATE_BUSY_TX_RX0_RX1 = 0x72U, /*!< CAN process is ongoing */
  75. HAL_CAN_STATE_TIMEOUT = 0x03U, /*!< CAN in Timeout state */
  76. HAL_CAN_STATE_ERROR = 0x04U /*!< CAN error state */
  77. }HAL_CAN_StateTypeDef;
  78. /**
  79. * @brief CAN init structure definition
  80. */
  81. typedef struct
  82. {
  83. uint32_t Prescaler; /*!< Specifies the length of a time quantum.
  84. This parameter must be a number between Min_Data = 1 and Max_Data = 1024 */
  85. uint32_t Mode; /*!< Specifies the CAN operating mode.
  86. This parameter can be a value of @ref CAN_operating_mode */
  87. uint32_t SJW; /*!< Specifies the maximum number of time quanta
  88. the CAN hardware is allowed to lengthen or
  89. shorten a bit to perform resynchronization.
  90. This parameter can be a value of @ref CAN_synchronisation_jump_width */
  91. uint32_t BS1; /*!< Specifies the number of time quanta in Bit Segment 1.
  92. This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_1 */
  93. uint32_t BS2; /*!< Specifies the number of time quanta in Bit Segment 2.
  94. This parameter can be a value of @ref CAN_time_quantum_in_bit_segment_2 */
  95. uint32_t TTCM; /*!< Enable or disable the time triggered communication mode.
  96. This parameter can be set to ENABLE or DISABLE. */
  97. uint32_t ABOM; /*!< Enable or disable the automatic bus-off management.
  98. This parameter can be set to ENABLE or DISABLE */
  99. uint32_t AWUM; /*!< Enable or disable the automatic wake-up mode.
  100. This parameter can be set to ENABLE or DISABLE */
  101. uint32_t NART; /*!< Enable or disable the non-automatic retransmission mode.
  102. This parameter can be set to ENABLE or DISABLE */
  103. uint32_t RFLM; /*!< Enable or disable the receive FIFO Locked mode.
  104. This parameter can be set to ENABLE or DISABLE */
  105. uint32_t TXFP; /*!< Enable or disable the transmit FIFO priority.
  106. This parameter can be set to ENABLE or DISABLE */
  107. }CAN_InitTypeDef;
  108. /**
  109. * @brief CAN filter configuration structure definition
  110. */
  111. typedef struct
  112. {
  113. uint32_t FilterIdHigh; /*!< Specifies the filter identification number (MSBs for a 32-bit
  114. configuration, first one for a 16-bit configuration).
  115. This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
  116. uint32_t FilterIdLow; /*!< Specifies the filter identification number (LSBs for a 32-bit
  117. configuration, second one for a 16-bit configuration).
  118. This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
  119. uint32_t FilterMaskIdHigh; /*!< Specifies the filter mask number or identification number,
  120. according to the mode (MSBs for a 32-bit configuration,
  121. first one for a 16-bit configuration).
  122. This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
  123. uint32_t FilterMaskIdLow; /*!< Specifies the filter mask number or identification number,
  124. according to the mode (LSBs for a 32-bit configuration,
  125. second one for a 16-bit configuration).
  126. This parameter must be a number between Min_Data = 0x0000 and Max_Data = 0xFFFF */
  127. uint32_t FilterFIFOAssignment; /*!< Specifies the FIFO (0 or 1) which will be assigned to the filter.
  128. This parameter can be a value of @ref CAN_filter_FIFO */
  129. uint32_t FilterNumber; /*!< Specifies the filter which will be initialized.
  130. This parameter must be a number between Min_Data = 0 and Max_Data = 27 */
  131. uint32_t FilterMode; /*!< Specifies the filter mode to be initialized.
  132. This parameter can be a value of @ref CAN_filter_mode */
  133. uint32_t FilterScale; /*!< Specifies the filter scale.
  134. This parameter can be a value of @ref CAN_filter_scale */
  135. uint32_t FilterActivation; /*!< Enable or disable the filter.
  136. This parameter can be set to ENABLE or DISABLE. */
  137. uint32_t BankNumber; /*!< Select the start slave bank filter.
  138. This parameter must be a number between Min_Data = 0 and Max_Data = 28 */
  139. }CAN_FilterConfTypeDef;
  140. /**
  141. * @brief CAN Tx message structure definition
  142. */
  143. typedef struct
  144. {
  145. uint32_t StdId; /*!< Specifies the standard identifier.
  146. This parameter must be a number between Min_Data = 0 and Max_Data = 0x7FF */
  147. uint32_t ExtId; /*!< Specifies the extended identifier.
  148. This parameter must be a number between Min_Data = 0 and Max_Data = 0x1FFFFFFF */
  149. uint32_t IDE; /*!< Specifies the type of identifier for the message that will be transmitted.
  150. This parameter can be a value of @ref CAN_Identifier_Type */
  151. uint32_t RTR; /*!< Specifies the type of frame for the message that will be transmitted.
  152. This parameter can be a value of @ref CAN_remote_transmission_request */
  153. uint32_t DLC; /*!< Specifies the length of the frame that will be transmitted.
  154. This parameter must be a number between Min_Data = 0 and Max_Data = 8 */
  155. uint8_t Data[8]; /*!< Contains the data to be transmitted.
  156. This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF */
  157. }CanTxMsgTypeDef;
  158. /**
  159. * @brief CAN Rx message structure definition
  160. */
  161. typedef struct
  162. {
  163. uint32_t StdId; /*!< Specifies the standard identifier.
  164. This parameter must be a number between Min_Data = 0 and Max_Data = 0x7FF */
  165. uint32_t ExtId; /*!< Specifies the extended identifier.
  166. This parameter must be a number between Min_Data = 0 and Max_Data = 0x1FFFFFFF */
  167. uint32_t IDE; /*!< Specifies the type of identifier for the message that will be received.
  168. This parameter can be a value of @ref CAN_Identifier_Type */
  169. uint32_t RTR; /*!< Specifies the type of frame for the received message.
  170. This parameter can be a value of @ref CAN_remote_transmission_request */
  171. uint32_t DLC; /*!< Specifies the length of the frame that will be received.
  172. This parameter must be a number between Min_Data = 0 and Max_Data = 8 */
  173. uint8_t Data[8]; /*!< Contains the data to be received.
  174. This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF */
  175. uint32_t FMI; /*!< Specifies the index of the filter the message stored in the mailbox passes through.
  176. This parameter must be a number between Min_Data = 0 and Max_Data = 0xFF */
  177. uint32_t FIFONumber; /*!< Specifies the receive FIFO number.
  178. This parameter can be CAN_FIFO0 or CAN_FIFO1 */
  179. }CanRxMsgTypeDef;
  180. /**
  181. * @brief CAN handle Structure definition
  182. */
  183. typedef struct
  184. {
  185. CAN_TypeDef *Instance; /*!< Register base address */
  186. CAN_InitTypeDef Init; /*!< CAN required parameters */
  187. CanTxMsgTypeDef* pTxMsg; /*!< Pointer to transmit structure */
  188. CanRxMsgTypeDef* pRxMsg; /*!< Pointer to reception structure for RX FIFO0 msg */
  189. CanRxMsgTypeDef* pRx1Msg; /*!< Pointer to reception structure for RX FIFO1 msg */
  190. __IO HAL_CAN_StateTypeDef State; /*!< CAN communication state */
  191. HAL_LockTypeDef Lock; /*!< CAN locking object */
  192. __IO uint32_t ErrorCode; /*!< CAN Error code */
  193. }CAN_HandleTypeDef;
  194. /**
  195. * @}
  196. */
  197. /* Exported constants --------------------------------------------------------*/
  198. /** @defgroup CAN_Exported_Constants CAN Exported Constants
  199. * @{
  200. */
  201. /** @defgroup CAN_Error_Code CAN Error Code
  202. * @{
  203. */
  204. #define HAL_CAN_ERROR_NONE 0x00000000U /*!< No error */
  205. #define HAL_CAN_ERROR_EWG 0x00000001U /*!< EWG error */
  206. #define HAL_CAN_ERROR_EPV 0x00000002U /*!< EPV error */
  207. #define HAL_CAN_ERROR_BOF 0x00000004U /*!< BOF error */
  208. #define HAL_CAN_ERROR_STF 0x00000008U /*!< Stuff error */
  209. #define HAL_CAN_ERROR_FOR 0x00000010U /*!< Form error */
  210. #define HAL_CAN_ERROR_ACK 0x00000020U /*!< Acknowledgment error */
  211. #define HAL_CAN_ERROR_BR 0x00000040U /*!< Bit recessive */
  212. #define HAL_CAN_ERROR_BD 0x00000080U /*!< LEC dominant */
  213. #define HAL_CAN_ERROR_CRC 0x00000100U /*!< LEC transfer error */
  214. #define HAL_CAN_ERROR_FOV0 0x00000200U /*!< FIFO0 overrun error */
  215. #define HAL_CAN_ERROR_FOV1 0x00000400U /*!< FIFO1 overrun error */
  216. #define HAL_CAN_ERROR_TXFAIL 0x00000800U /*!< Transmit failure */
  217. /**
  218. * @}
  219. */
  220. /** @defgroup CAN_InitStatus CAN InitStatus
  221. * @{
  222. */
  223. #define CAN_INITSTATUS_FAILED ((uint8_t)0x00) /*!< CAN initialization failed */
  224. #define CAN_INITSTATUS_SUCCESS ((uint8_t)0x01) /*!< CAN initialization OK */
  225. /**
  226. * @}
  227. */
  228. /** @defgroup CAN_operating_mode CAN Operating Mode
  229. * @{
  230. */
  231. #define CAN_MODE_NORMAL 0x00000000U /*!< Normal mode */
  232. #define CAN_MODE_LOOPBACK ((uint32_t)CAN_BTR_LBKM) /*!< Loopback mode */
  233. #define CAN_MODE_SILENT ((uint32_t)CAN_BTR_SILM) /*!< Silent mode */
  234. #define CAN_MODE_SILENT_LOOPBACK ((uint32_t)(CAN_BTR_LBKM | CAN_BTR_SILM)) /*!< Loopback combined with silent mode */
  235. /**
  236. * @}
  237. */
  238. /** @defgroup CAN_synchronisation_jump_width CAN Synchronisation Jump Width
  239. * @{
  240. */
  241. #define CAN_SJW_1TQ 0x00000000U /*!< 1 time quantum */
  242. #define CAN_SJW_2TQ ((uint32_t)CAN_BTR_SJW_0) /*!< 2 time quantum */
  243. #define CAN_SJW_3TQ ((uint32_t)CAN_BTR_SJW_1) /*!< 3 time quantum */
  244. #define CAN_SJW_4TQ ((uint32_t)CAN_BTR_SJW) /*!< 4 time quantum */
  245. /**
  246. * @}
  247. */
  248. /** @defgroup CAN_time_quantum_in_bit_segment_1 CAN Time Quantum in bit segment 1
  249. * @{
  250. */
  251. #define CAN_BS1_1TQ 0x00000000U /*!< 1 time quantum */
  252. #define CAN_BS1_2TQ ((uint32_t)CAN_BTR_TS1_0) /*!< 2 time quantum */
  253. #define CAN_BS1_3TQ ((uint32_t)CAN_BTR_TS1_1) /*!< 3 time quantum */
  254. #define CAN_BS1_4TQ ((uint32_t)(CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) /*!< 4 time quantum */
  255. #define CAN_BS1_5TQ ((uint32_t)CAN_BTR_TS1_2) /*!< 5 time quantum */
  256. #define CAN_BS1_6TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_0)) /*!< 6 time quantum */
  257. #define CAN_BS1_7TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1)) /*!< 7 time quantum */
  258. #define CAN_BS1_8TQ ((uint32_t)(CAN_BTR_TS1_2 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) /*!< 8 time quantum */
  259. #define CAN_BS1_9TQ ((uint32_t)CAN_BTR_TS1_3) /*!< 9 time quantum */
  260. #define CAN_BS1_10TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_0)) /*!< 10 time quantum */
  261. #define CAN_BS1_11TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1)) /*!< 11 time quantum */
  262. #define CAN_BS1_12TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_1 | CAN_BTR_TS1_0)) /*!< 12 time quantum */
  263. #define CAN_BS1_13TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2)) /*!< 13 time quantum */
  264. #define CAN_BS1_14TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_0)) /*!< 14 time quantum */
  265. #define CAN_BS1_15TQ ((uint32_t)(CAN_BTR_TS1_3 | CAN_BTR_TS1_2 | CAN_BTR_TS1_1)) /*!< 15 time quantum */
  266. #define CAN_BS1_16TQ ((uint32_t)CAN_BTR_TS1) /*!< 16 time quantum */
  267. /**
  268. * @}
  269. */
  270. /** @defgroup CAN_time_quantum_in_bit_segment_2 CAN Time Quantum in bit segment 2
  271. * @{
  272. */
  273. #define CAN_BS2_1TQ 0x00000000U /*!< 1 time quantum */
  274. #define CAN_BS2_2TQ ((uint32_t)CAN_BTR_TS2_0) /*!< 2 time quantum */
  275. #define CAN_BS2_3TQ ((uint32_t)CAN_BTR_TS2_1) /*!< 3 time quantum */
  276. #define CAN_BS2_4TQ ((uint32_t)(CAN_BTR_TS2_1 | CAN_BTR_TS2_0)) /*!< 4 time quantum */
  277. #define CAN_BS2_5TQ ((uint32_t)CAN_BTR_TS2_2) /*!< 5 time quantum */
  278. #define CAN_BS2_6TQ ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_0)) /*!< 6 time quantum */
  279. #define CAN_BS2_7TQ ((uint32_t)(CAN_BTR_TS2_2 | CAN_BTR_TS2_1)) /*!< 7 time quantum */
  280. #define CAN_BS2_8TQ ((uint32_t)CAN_BTR_TS2) /*!< 8 time quantum */
  281. /**
  282. * @}
  283. */
  284. /** @defgroup CAN_filter_mode CAN Filter Mode
  285. * @{
  286. */
  287. #define CAN_FILTERMODE_IDMASK ((uint8_t)0x00) /*!< Identifier mask mode */
  288. #define CAN_FILTERMODE_IDLIST ((uint8_t)0x01) /*!< Identifier list mode */
  289. /**
  290. * @}
  291. */
  292. /** @defgroup CAN_filter_scale CAN Filter Scale
  293. * @{
  294. */
  295. #define CAN_FILTERSCALE_16BIT ((uint8_t)0x00) /*!< Two 16-bit filters */
  296. #define CAN_FILTERSCALE_32BIT ((uint8_t)0x01) /*!< One 32-bit filter */
  297. /**
  298. * @}
  299. */
  300. /** @defgroup CAN_filter_FIFO CAN Filter FIFO
  301. * @{
  302. */
  303. #define CAN_FILTER_FIFO0 ((uint8_t)0x00) /*!< Filter FIFO 0 assignment for filter x */
  304. #define CAN_FILTER_FIFO1 ((uint8_t)0x01) /*!< Filter FIFO 1 assignment for filter x */
  305. /**
  306. * @}
  307. */
  308. /** @defgroup CAN_Identifier_Type CAN Identifier Type
  309. * @{
  310. */
  311. #define CAN_ID_STD 0x00000000U /*!< Standard Id */
  312. #define CAN_ID_EXT 0x00000004U /*!< Extended Id */
  313. /**
  314. * @}
  315. */
  316. /** @defgroup CAN_remote_transmission_request CAN Remote Transmission Request
  317. * @{
  318. */
  319. #define CAN_RTR_DATA 0x00000000U /*!< Data frame */
  320. #define CAN_RTR_REMOTE 0x00000002U /*!< Remote frame */
  321. /**
  322. * @}
  323. */
  324. /** @defgroup CAN_receive_FIFO_number_constants CAN Receive FIFO Number Constants
  325. * @{
  326. */
  327. #define CAN_FIFO0 ((uint8_t)0x00) /*!< CAN FIFO 0 used to receive */
  328. #define CAN_FIFO1 ((uint8_t)0x01) /*!< CAN FIFO 1 used to receive */
  329. /**
  330. * @}
  331. */
  332. /** @defgroup CAN_flags CAN Flags
  333. * @{
  334. */
  335. /* If the flag is 0x3XXXXXXX, it means that it can be used with CAN_GetFlagStatus()
  336. and CAN_ClearFlag() functions. */
  337. /* If the flag is 0x1XXXXXXX, it means that it can only be used with
  338. CAN_GetFlagStatus() function. */
  339. /* Transmit Flags */
  340. #define CAN_FLAG_RQCP0 0x00000500U /*!< Request MailBox0 flag */
  341. #define CAN_FLAG_RQCP1 0x00000508U /*!< Request MailBox1 flag */
  342. #define CAN_FLAG_RQCP2 0x00000510U /*!< Request MailBox2 flag */
  343. #define CAN_FLAG_TXOK0 0x00000501U /*!< Transmission OK MailBox0 flag */
  344. #define CAN_FLAG_TXOK1 0x00000509U /*!< Transmission OK MailBox1 flag */
  345. #define CAN_FLAG_TXOK2 0x00000511U /*!< Transmission OK MailBox2 flag */
  346. #define CAN_FLAG_TME0 0x0000051AU /*!< Transmit mailbox 0 empty flag */
  347. #define CAN_FLAG_TME1 0x0000051BU /*!< Transmit mailbox 0 empty flag */
  348. #define CAN_FLAG_TME2 0x0000051CU /*!< Transmit mailbox 0 empty flag */
  349. /* Receive Flags */
  350. #define CAN_FLAG_FF0 0x00000203U /*!< FIFO 0 Full flag */
  351. #define CAN_FLAG_FOV0 0x00000204U /*!< FIFO 0 Overrun flag */
  352. #define CAN_FLAG_FF1 0x00000403U /*!< FIFO 1 Full flag */
  353. #define CAN_FLAG_FOV1 0x00000404U /*!< FIFO 1 Overrun flag */
  354. /* Operating Mode Flags */
  355. #define CAN_FLAG_INAK 0x00000100U /*!< Initialization acknowledge flag */
  356. #define CAN_FLAG_SLAK 0x00000101U /*!< Sleep acknowledge flag */
  357. #define CAN_FLAG_ERRI 0x00000102U /*!< Error flag */
  358. #define CAN_FLAG_WKU 0x00000103U /*!< Wake up flag */
  359. #define CAN_FLAG_SLAKI 0x00000104U /*!< Sleep acknowledge flag */
  360. /* @note When SLAK interrupt is disabled (SLKIE=0), no polling on SLAKI is possible.
  361. In this case the SLAK bit can be polled.*/
  362. /* Error Flags */
  363. #define CAN_FLAG_EWG 0x00000300U /*!< Error warning flag */
  364. #define CAN_FLAG_EPV 0x00000301U /*!< Error passive flag */
  365. #define CAN_FLAG_BOF 0x00000302U /*!< Bus-Off flag */
  366. /**
  367. * @}
  368. */
  369. /** @defgroup CAN_Interrupts CAN Interrupts
  370. * @{
  371. */
  372. #define CAN_IT_TME ((uint32_t)CAN_IER_TMEIE) /*!< Transmit mailbox empty interrupt */
  373. /* Receive Interrupts */
  374. #define CAN_IT_FMP0 ((uint32_t)CAN_IER_FMPIE0) /*!< FIFO 0 message pending interrupt */
  375. #define CAN_IT_FF0 ((uint32_t)CAN_IER_FFIE0) /*!< FIFO 0 full interrupt */
  376. #define CAN_IT_FOV0 ((uint32_t)CAN_IER_FOVIE0) /*!< FIFO 0 overrun interrupt */
  377. #define CAN_IT_FMP1 ((uint32_t)CAN_IER_FMPIE1) /*!< FIFO 1 message pending interrupt */
  378. #define CAN_IT_FF1 ((uint32_t)CAN_IER_FFIE1) /*!< FIFO 1 full interrupt */
  379. #define CAN_IT_FOV1 ((uint32_t)CAN_IER_FOVIE1) /*!< FIFO 1 overrun interrupt */
  380. /* Operating Mode Interrupts */
  381. #define CAN_IT_WKU ((uint32_t)CAN_IER_WKUIE) /*!< Wake-up interrupt */
  382. #define CAN_IT_SLK ((uint32_t)CAN_IER_SLKIE) /*!< Sleep acknowledge interrupt */
  383. /* Error Interrupts */
  384. #define CAN_IT_EWG ((uint32_t)CAN_IER_EWGIE) /*!< Error warning interrupt */
  385. #define CAN_IT_EPV ((uint32_t)CAN_IER_EPVIE) /*!< Error passive interrupt */
  386. #define CAN_IT_BOF ((uint32_t)CAN_IER_BOFIE) /*!< Bus-off interrupt */
  387. #define CAN_IT_LEC ((uint32_t)CAN_IER_LECIE) /*!< Last error code interrupt */
  388. #define CAN_IT_ERR ((uint32_t)CAN_IER_ERRIE) /*!< Error Interrupt */
  389. /**
  390. * @}
  391. */
  392. /** @defgroup CAN_Mailboxes_Definition CAN Mailboxes Definition
  393. * @{
  394. */
  395. #define CAN_TXMAILBOX_0 ((uint8_t)0x00)
  396. #define CAN_TXMAILBOX_1 ((uint8_t)0x01)
  397. #define CAN_TXMAILBOX_2 ((uint8_t)0x02)
  398. /**
  399. * @}
  400. */
  401. /**
  402. * @}
  403. */
  404. /* Exported macro ------------------------------------------------------------*/
  405. /** @defgroup CAN_Exported_Macros CAN Exported Macros
  406. * @{
  407. */
  408. /** @brief Reset CAN handle state
  409. * @param __HANDLE__: specifies the CAN Handle.
  410. * @retval None
  411. */
  412. #define __HAL_CAN_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_CAN_STATE_RESET)
  413. /**
  414. * @brief Enable the specified CAN interrupts.
  415. * @param __HANDLE__: CAN handle
  416. * @param __INTERRUPT__: CAN Interrupt
  417. * @retval None
  418. */
  419. #define __HAL_CAN_ENABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) |= (__INTERRUPT__))
  420. /**
  421. * @brief Disable the specified CAN interrupts.
  422. * @param __HANDLE__: CAN handle
  423. * @param __INTERRUPT__: CAN Interrupt
  424. * @retval None
  425. */
  426. #define __HAL_CAN_DISABLE_IT(__HANDLE__, __INTERRUPT__) (((__HANDLE__)->Instance->IER) &= ~(__INTERRUPT__))
  427. /**
  428. * @brief Return the number of pending received messages.
  429. * @param __HANDLE__: CAN handle
  430. * @param __FIFONUMBER__: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1.
  431. * @retval The number of pending message.
  432. */
  433. #define __HAL_CAN_MSG_PENDING(__HANDLE__, __FIFONUMBER__) (((__FIFONUMBER__) == CAN_FIFO0)? \
  434. ((uint8_t)((__HANDLE__)->Instance->RF0R&0x03U)) : ((uint8_t)((__HANDLE__)->Instance->RF1R & 0x03U)))
  435. /** @brief Check whether the specified CAN flag is set or not.
  436. * @param __HANDLE__: CAN Handle
  437. * @param __FLAG__: specifies the flag to check.
  438. * This parameter can be one of the following values:
  439. * @arg CAN_TSR_RQCP0: Request MailBox0 Flag
  440. * @arg CAN_TSR_RQCP1: Request MailBox1 Flag
  441. * @arg CAN_TSR_RQCP2: Request MailBox2 Flag
  442. * @arg CAN_FLAG_TXOK0: Transmission OK MailBox0 Flag
  443. * @arg CAN_FLAG_TXOK1: Transmission OK MailBox1 Flag
  444. * @arg CAN_FLAG_TXOK2: Transmission OK MailBox2 Flag
  445. * @arg CAN_FLAG_TME0: Transmit mailbox 0 empty Flag
  446. * @arg CAN_FLAG_TME1: Transmit mailbox 1 empty Flag
  447. * @arg CAN_FLAG_TME2: Transmit mailbox 2 empty Flag
  448. * @arg CAN_FLAG_FMP0: FIFO 0 Message Pending Flag
  449. * @arg CAN_FLAG_FF0: FIFO 0 Full Flag
  450. * @arg CAN_FLAG_FOV0: FIFO 0 Overrun Flag
  451. * @arg CAN_FLAG_FMP1: FIFO 1 Message Pending Flag
  452. * @arg CAN_FLAG_FF1: FIFO 1 Full Flag
  453. * @arg CAN_FLAG_FOV1: FIFO 1 Overrun Flag
  454. * @arg CAN_FLAG_WKU: Wake up Flag
  455. * @arg CAN_FLAG_SLAK: Sleep acknowledge Flag
  456. * @arg CAN_FLAG_SLAKI: Sleep acknowledge Flag
  457. * @arg CAN_FLAG_EWG: Error Warning Flag
  458. * @arg CAN_FLAG_EPV: Error Passive Flag
  459. * @arg CAN_FLAG_BOF: Bus-Off Flag
  460. * @retval The new state of __FLAG__ (TRUE or FALSE).
  461. */
  462. #define __HAL_CAN_GET_FLAG(__HANDLE__, __FLAG__) \
  463. ((((__FLAG__) >> 8U) == 5U)? ((((__HANDLE__)->Instance->TSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  464. (((__FLAG__) >> 8U) == 2U)? ((((__HANDLE__)->Instance->RF0R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  465. (((__FLAG__) >> 8U) == 4U)? ((((__HANDLE__)->Instance->RF1R) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  466. (((__FLAG__) >> 8U) == 1U)? ((((__HANDLE__)->Instance->MSR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  467. ((((__HANDLE__)->Instance->ESR) & (1U << ((__FLAG__) & CAN_FLAG_MASK))) == (1U << ((__FLAG__) & CAN_FLAG_MASK))))
  468. /** @brief Clear the specified CAN pending flag.
  469. * @param __HANDLE__: CAN Handle.
  470. * @param __FLAG__: specifies the flag to check.
  471. * This parameter can be one of the following values:
  472. * @arg CAN_TSR_RQCP0: Request MailBox0 Flag
  473. * @arg CAN_TSR_RQCP1: Request MailBox1 Flag
  474. * @arg CAN_TSR_RQCP2: Request MailBox2 Flag
  475. * @arg CAN_FLAG_TXOK0: Transmission OK MailBox0 Flag
  476. * @arg CAN_FLAG_TXOK1: Transmission OK MailBox1 Flag
  477. * @arg CAN_FLAG_TXOK2: Transmission OK MailBox2 Flag
  478. * @arg CAN_FLAG_TME0: Transmit mailbox 0 empty Flag
  479. * @arg CAN_FLAG_TME1: Transmit mailbox 1 empty Flag
  480. * @arg CAN_FLAG_TME2: Transmit mailbox 2 empty Flag
  481. * @arg CAN_FLAG_FMP0: FIFO 0 Message Pending Flag
  482. * @arg CAN_FLAG_FF0: FIFO 0 Full Flag
  483. * @arg CAN_FLAG_FOV0: FIFO 0 Overrun Flag
  484. * @arg CAN_FLAG_FMP1: FIFO 1 Message Pending Flag
  485. * @arg CAN_FLAG_FF1: FIFO 1 Full Flag
  486. * @arg CAN_FLAG_FOV1: FIFO 1 Overrun Flag
  487. * @arg CAN_FLAG_WKU: Wake up Flag
  488. * @arg CAN_FLAG_SLAK: Sleep acknowledge Flag
  489. * @arg CAN_FLAG_SLAKI: Sleep acknowledge Flag
  490. * @retval The new state of __FLAG__ (TRUE or FALSE).
  491. */
  492. #define __HAL_CAN_CLEAR_FLAG(__HANDLE__, __FLAG__) \
  493. ((((__FLAG__) >> 8U) == 5U)? (((__HANDLE__)->Instance->TSR) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  494. (((__FLAG__) >> 8U) == 2U)? (((__HANDLE__)->Instance->RF0R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  495. (((__FLAG__) >> 8U) == 4U)? (((__HANDLE__)->Instance->RF1R) = (1U << ((__FLAG__) & CAN_FLAG_MASK))): \
  496. (((__HANDLE__)->Instance->MSR) = ((uint32_t)1U << ((__FLAG__) & CAN_FLAG_MASK))))
  497. /** @brief Check if the specified CAN interrupt source is enabled or disabled.
  498. * @param __HANDLE__: CAN Handle
  499. * @param __INTERRUPT__: specifies the CAN interrupt source to check.
  500. * This parameter can be one of the following values:
  501. * @arg CAN_IT_TME: Transmit mailbox empty interrupt enable
  502. * @arg CAN_IT_FMP0: FIFO0 message pending interrupt enable
  503. * @arg CAN_IT_FMP1: FIFO1 message pending interrupt enable
  504. * @retval The new state of __IT__ (TRUE or FALSE).
  505. */
  506. #define __HAL_CAN_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) ((((__HANDLE__)->Instance->IER & (__INTERRUPT__)) == (__INTERRUPT__)) ? SET : RESET)
  507. /**
  508. * @brief Check the transmission status of a CAN Frame.
  509. * @param __HANDLE__: CAN Handle
  510. * @param __TRANSMITMAILBOX__: the number of the mailbox that is used for transmission.
  511. * @retval The new status of transmission (TRUE or FALSE).
  512. */
  513. #define __HAL_CAN_TRANSMIT_STATUS(__HANDLE__, __TRANSMITMAILBOX__)\
  514. (((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_0)? ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) == (CAN_TSR_RQCP0 | CAN_TSR_TXOK0 | CAN_TSR_TME0)) :\
  515. ((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_1)? ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) == (CAN_TSR_RQCP1 | CAN_TSR_TXOK1 | CAN_TSR_TME1)) :\
  516. ((((__HANDLE__)->Instance->TSR) & (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)) == (CAN_TSR_RQCP2 | CAN_TSR_TXOK2 | CAN_TSR_TME2)))
  517. /**
  518. * @brief Release the specified receive FIFO.
  519. * @param __HANDLE__: CAN handle
  520. * @param __FIFONUMBER__: Receive FIFO number, CAN_FIFO0 or CAN_FIFO1.
  521. * @retval None
  522. */
  523. #define __HAL_CAN_FIFO_RELEASE(__HANDLE__, __FIFONUMBER__) (((__FIFONUMBER__) == CAN_FIFO0)? \
  524. ((__HANDLE__)->Instance->RF0R = CAN_RF0R_RFOM0) : ((__HANDLE__)->Instance->RF1R = CAN_RF1R_RFOM1))
  525. /**
  526. * @brief Cancel a transmit request.
  527. * @param __HANDLE__: CAN Handle
  528. * @param __TRANSMITMAILBOX__: the number of the mailbox that is used for transmission.
  529. * @retval None
  530. */
  531. #define __HAL_CAN_CANCEL_TRANSMIT(__HANDLE__, __TRANSMITMAILBOX__)\
  532. (((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_0)? ((__HANDLE__)->Instance->TSR = CAN_TSR_ABRQ0) :\
  533. ((__TRANSMITMAILBOX__) == CAN_TXMAILBOX_1)? ((__HANDLE__)->Instance->TSR = CAN_TSR_ABRQ1) :\
  534. ((__HANDLE__)->Instance->TSR = CAN_TSR_ABRQ2))
  535. /**
  536. * @brief Enable or disable the DBG Freeze for CAN.
  537. * @param __HANDLE__: CAN Handle
  538. * @param __NEWSTATE__: new state of the CAN peripheral.
  539. * This parameter can be: ENABLE (CAN reception/transmission is frozen
  540. * during debug. Reception FIFOs can still be accessed/controlled normally)
  541. * or DISABLE (CAN is working during debug).
  542. * @retval None
  543. */
  544. #define __HAL_CAN_DBG_FREEZE(__HANDLE__, __NEWSTATE__) (((__NEWSTATE__) == ENABLE)? \
  545. ((__HANDLE__)->Instance->MCR |= CAN_MCR_DBF) : ((__HANDLE__)->Instance->MCR &= ~CAN_MCR_DBF))
  546. /**
  547. * @}
  548. */
  549. /* Exported functions --------------------------------------------------------*/
  550. /** @addtogroup CAN_Exported_Functions
  551. * @{
  552. */
  553. /** @addtogroup CAN_Exported_Functions_Group1
  554. * @{
  555. */
  556. /* Initialization/de-initialization functions ***********************************/
  557. HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef* hcan);
  558. HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef* hcan, CAN_FilterConfTypeDef* sFilterConfig);
  559. HAL_StatusTypeDef HAL_CAN_DeInit(CAN_HandleTypeDef* hcan);
  560. void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan);
  561. void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan);
  562. /**
  563. * @}
  564. */
  565. /** @addtogroup CAN_Exported_Functions_Group2
  566. * @{
  567. */
  568. /* I/O operation functions ******************************************************/
  569. HAL_StatusTypeDef HAL_CAN_Transmit(CAN_HandleTypeDef *hcan, uint32_t Timeout);
  570. HAL_StatusTypeDef HAL_CAN_Transmit_IT(CAN_HandleTypeDef *hcan);
  571. HAL_StatusTypeDef HAL_CAN_Receive(CAN_HandleTypeDef *hcan, uint8_t FIFONumber, uint32_t Timeout);
  572. HAL_StatusTypeDef HAL_CAN_Receive_IT(CAN_HandleTypeDef *hcan, uint8_t FIFONumber);
  573. HAL_StatusTypeDef HAL_CAN_Sleep(CAN_HandleTypeDef *hcan);
  574. HAL_StatusTypeDef HAL_CAN_WakeUp(CAN_HandleTypeDef *hcan);
  575. void HAL_CAN_IRQHandler(CAN_HandleTypeDef* hcan);
  576. void HAL_CAN_TxCpltCallback(CAN_HandleTypeDef* hcan);
  577. void HAL_CAN_RxCpltCallback(CAN_HandleTypeDef* hcan);
  578. void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan);
  579. /**
  580. * @}
  581. */
  582. /** @addtogroup CAN_Exported_Functions_Group3
  583. * @{
  584. */
  585. /* Peripheral State functions ***************************************************/
  586. uint32_t HAL_CAN_GetError(CAN_HandleTypeDef *hcan);
  587. HAL_CAN_StateTypeDef HAL_CAN_GetState(CAN_HandleTypeDef* hcan);
  588. /**
  589. * @}
  590. */
  591. /**
  592. * @}
  593. */
  594. /* Private types -------------------------------------------------------------*/
  595. /** @defgroup CAN_Private_Types CAN Private Types
  596. * @{
  597. */
  598. /**
  599. * @}
  600. */
  601. /* Private variables ---------------------------------------------------------*/
  602. /** @defgroup CAN_Private_Variables CAN Private Variables
  603. * @{
  604. */
  605. /**
  606. * @}
  607. */
  608. /* Private constants ---------------------------------------------------------*/
  609. /** @defgroup CAN_Private_Constants CAN Private Constants
  610. * @{
  611. */
  612. #define CAN_TXSTATUS_NOMAILBOX ((uint8_t)0x04) /*!< CAN cell did not provide CAN_TxStatus_NoMailBox */
  613. #define CAN_FLAG_MASK 0x000000FFU
  614. /**
  615. * @}
  616. */
  617. /* Private macros ------------------------------------------------------------*/
  618. /** @defgroup CAN_Private_Macros CAN Private Macros
  619. * @{
  620. */
  621. #define IS_CAN_MODE(MODE) (((MODE) == CAN_MODE_NORMAL) || \
  622. ((MODE) == CAN_MODE_LOOPBACK)|| \
  623. ((MODE) == CAN_MODE_SILENT) || \
  624. ((MODE) == CAN_MODE_SILENT_LOOPBACK))
  625. #define IS_CAN_SJW(SJW) (((SJW) == CAN_SJW_1TQ) || ((SJW) == CAN_SJW_2TQ)|| \
  626. ((SJW) == CAN_SJW_3TQ) || ((SJW) == CAN_SJW_4TQ))
  627. #define IS_CAN_BS1(BS1) ((BS1) <= CAN_BS1_16TQ)
  628. #define IS_CAN_BS2(BS2) ((BS2) <= CAN_BS2_8TQ)
  629. #define IS_CAN_PRESCALER(PRESCALER) (((PRESCALER) >= 1U) && ((PRESCALER) <= 1024U))
  630. #define IS_CAN_FILTER_NUMBER(NUMBER) ((NUMBER) <= 27U)
  631. #define IS_CAN_FILTER_MODE(MODE) (((MODE) == CAN_FILTERMODE_IDMASK) || \
  632. ((MODE) == CAN_FILTERMODE_IDLIST))
  633. #define IS_CAN_FILTER_SCALE(SCALE) (((SCALE) == CAN_FILTERSCALE_16BIT) || \
  634. ((SCALE) == CAN_FILTERSCALE_32BIT))
  635. #define IS_CAN_FILTER_FIFO(FIFO) (((FIFO) == CAN_FILTER_FIFO0) || \
  636. ((FIFO) == CAN_FILTER_FIFO1))
  637. #define IS_CAN_BANKNUMBER(BANKNUMBER) ((BANKNUMBER) <= 28U)
  638. #define IS_CAN_TRANSMITMAILBOX(TRANSMITMAILBOX) ((TRANSMITMAILBOX) <= ((uint8_t)0x02))
  639. #define IS_CAN_STDID(STDID) ((STDID) <= ((uint32_t)0x7FFU))
  640. #define IS_CAN_EXTID(EXTID) ((EXTID) <= 0x1FFFFFFFU)
  641. #define IS_CAN_DLC(DLC) ((DLC) <= ((uint8_t)0x08))
  642. #define IS_CAN_IDTYPE(IDTYPE) (((IDTYPE) == CAN_ID_STD) || \
  643. ((IDTYPE) == CAN_ID_EXT))
  644. #define IS_CAN_RTR(RTR) (((RTR) == CAN_RTR_DATA) || ((RTR) == CAN_RTR_REMOTE))
  645. #define IS_CAN_FIFO(FIFO) (((FIFO) == CAN_FIFO0) || ((FIFO) == CAN_FIFO1))
  646. /**
  647. * @}
  648. */
  649. /* Private functions ---------------------------------------------------------*/
  650. /** @defgroup CAN_Private_Functions CAN Private Functions
  651. * @{
  652. */
  653. /**
  654. * @}
  655. */
  656. #endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx || STM32F427xx || STM32F437xx ||\
  657. STM32F429xx || STM32F439xx || STM32F446xx || STM32F469xx || STM32F479xx || STM32F412Zx ||\
  658. STM32F412Vx || STM32F412Rx || STM32F412Cx || STM32F413xx || STM32F423xx */
  659. /**
  660. * @}
  661. */
  662. /**
  663. * @}
  664. */
  665. #ifdef __cplusplus
  666. }
  667. #endif
  668. #endif /* __STM32F4xx_CAN_H */
  669. /************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/